The Design and Performance of Batched BLAS on Modern High-Performance Computing Systems

Dongarra, Jack and Hammarling, Sven and Higham, Nicholas J. and Relton, Samuel D. and Valero-Lara, Pedro and Zounon, Mawussi

2017

MIMS EPrint: 2017.22

Manchester Institute for Mathematical Sciences
School of Mathematics
The University of Manchester

Reports available from: http://eprints.maths.manchester.ac.uk/
And by contacting: The MIMS Secretary
School of Mathematics
The University of Manchester
Manchester, M13 9PL, UK

ISSN 1749-9097
The Design and Performance of Batched BLAS on Modern High-Performance Computing Systems

Jack Dongarra¹,², Sven Hammarling², Nicholas J. Higham², Samuel D. Relton², Pedro Valero-Lara³, and Mawussi Zounon²

¹ University of Tennessee, Oak Ridge National Laboratory, TN, USA. dongarra@icl.utk.edu  
² School of Mathematics, The University of Manchester, Manchester, UK. {nick.higham, samuel.relton, mawussi.zounon}@manchester.ac.uk  
³ Barcelona Supercomputing Center, Barcelona, Spain. pedro.valero@bsc.es

Abstract
A current trend in high-performance computing is to decompose a large linear algebra problem into batches containing thousands of smaller problems, that can be solved independently, before collating the results. To standardize the interface to these routines, the community is developing an extension to the BLAS standard (the batched BLAS), enabling users to perform thousands of small BLAS operations in parallel whilst making efficient use of their hardware. We discuss the benefits and drawbacks of the current batched BLAS proposals and perform a number of experiments, focusing on GEMM, to explore their affect on the performance. In particular we analyze the effect of novel data layouts which, for example, interleave the matrices in memory to aid vectorization and prefetching of data. Utilizing these modifications our code outperforms both MKL and CuBLAS by up to 6 times on the self-hosted Intel KNL (codenamed Knights Landing) and Kepler GPU architectures, for large numbers of DGEMM operations using matrices of size \(2 \times 2\) to \(20 \times 20\).

Keywords: BLAS; Batched BLAS; Scientific computing; High-performance computing; Memory management; Parallel processing

1 Introduction

Over the past few decades there has been a tremendous amount of community effort targeting the design and implementation of efficient linear algebra software. The main focus of this drive has been to solve larger problems in less time. As a result, numerous libraries have been written to take advantage of advances in computer architecture and exploit the parallelism both within a single node (using hardware accelerators), and between nodes (communicating using MPI, for example).
In an aim to utilize highly parallel computing resources more efficiently, there is a current trend towards splitting large linear algebra problems into thousands of smaller subproblems that can be solved concurrently \[2\]. One example of this is given by multifrontal solvers for sparse linear systems \[7\]. Many popular linear algebra libraries such as Intel MKL and NVIDIA CuBLAS have begun to provide limited support for this approach but no complete set of linear algebra routines operating on batches of small matrices is available.

The solution to this problem is to develop a new standard set of routines for carrying out linear algebra operations on batches of small matrices, building on the well-known Basic Linear Algebra Subproblems (BLAS) standard \[5\], \[6\], \[10\]. The idea behind the Batched BLAS (BBLAS) is to perform multiple BLAS operations in parallel on many small matrices, making more efficient use of hardware than a simple OpenMP for loop would allow. For example, if we consider a GEMM operation over a batch of \(N\) matrices then we would like to compute, in parallel,

\[
C_i \leftarrow \alpha_i A_i B_i + \beta_i C_i, \quad i = 1 : N.
\]  

(1)

In this example we might keep the sizes of the matrices and the values of \(\alpha_i\) and \(\beta_i\) constant throughout the entire batch or allow them to vary, depending upon the application that we have in mind.

One particular application which can benefit dramatically from performing many small matrix multiplications in parallel is deep learning: the batched GEMM functionality in vendor libraries is already being utilized in popular machine learning libraries such as TensorFlow \[1\] and Theano \[4\]. Further examples of applications where the solution of many small problems are required include domain decomposition \[3\], the rendering of 3D graphics in web browsers \[8\], metabolic networks \[9\], astrophysics \[12\], matrix-free finite element methods \[11\], and the solution of separable elliptic equations \[14\].

Currently, libraries that implement BBLAS functionality use a relatively simple memory layout (explained in section 2) which generally gives suboptimal performance. One of our primary goals in this paper is to investigate a number of potential optimization strategies to increase the performance of BBLAS routines for small matrices on modern parallel architectures. We explore, amongst other things, the effect of different API designs and memory layouts on performance.

At the moment, there is no standard interface for BBLAS operations and no complete implementation of batched BLAS routines is available. Intel MKL has support for batched GEMM computation whilst NVIDIA CuBLAS supports batched GEMM and TRSM plus some batched LAPACK routines. However, these two libraries do not follow the same API design.

The remainder of this article is organized as follows. In section 2 we outline the different APIs for BBLAS and perform some experiments to compare the overheads that the different APIs introduce to the computation. Section 3 contains discussion and experiments to determine the effect that the memory layout has on the performance of BBLAS operations and the transfer to and from hardware accelerators, which are an important consideration when designing an efficient API. In section 4 we focus on the performance of a novel data layout, which interleaves the batches of matrices in memory, on both GPUs and the self-hosted Intel KNL. We conclude with a summary of our work in section 5.

## 2 Batched BLAS

Two main approaches can be taken to allocate computational resources to batched BLAS operations. First, we could compute each BLAS operation in order and allocate all available cores
to each subproblem (which constitutes a fine-grained approach). The second (coarse-grained) approach allocates a single core to each subproblem, but solves all subproblems in parallel. When using the second approach all the cores work independently on their own input data.

Clearly, since BBLAS focuses on very small matrix operations, the second approach is to be preferred. Numerous small matrices can fit in the cache which allows each core to work asynchronously on the subproblems: using fine-grained parallelism forces the cores to synchronise after each subproblem has been computed.

In Figure 1 we perform a comparison of the current performance that can be obtained using Intel MKL, an OpenMP for loop, CuBLAS, and MAGMA as a reference point for our future experiments. In particular we show the performance of computing a batch of 10,000 matrix-matrix multiplications in double precision arithmetic (DGEMM). The machine used in this experiment is a NUMA node with 2 sockets, using Intel Xeon CPU E5-2650 v3 chips (2.3GHz, Haswell architecture), for a total of 20 cores. The memory is interleaved between the two processors. Both CuBLAS and MAGMA are run on a Kepler K40c GPU. Interestingly the OpenMP loop and Intel MKL have almost identical performance, whilst the two GPU implementations vary significantly.

All the matrices are chosen to have elements taken from a random uniform distribution on the interval [0, 1]. Note that throughout all of our experiments we ensure the cache of each processor is flushed before every invocation of a BBLAS operation, to avoid obtaining misleading performance results: by neglecting this step we can obtain performance results up to 4 times faster than those reported here in the cases where the data fits into cache memory. This is consistent with observations by Whaley and Castaldo [15].

We now move on the briefly introduce two competing APIs for performing BBLAS operations. The APIs make a distinction between batches where all matrices are of the same size (called a “fixed batch”) and batches where the matrices can vary in size (a “variable batch”). The reason for this distinction is that, in the fixed batch case, there are fewer parameters to check before computation can begin. A more detailed explanation of each API, along with

---

1 Run with “numactl --interleave=all”.
Table 1: Details of the architectures used throughout our experiments

<table>
<thead>
<tr>
<th>Platform</th>
<th>Xeon E5-2650 v3</th>
<th>Xeon Phi KNL 7250</th>
<th>Kepler K40c</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cores</td>
<td>2×10 (2.3GHz)</td>
<td>68 (1.40GHz)</td>
<td>2880</td>
</tr>
<tr>
<td>On-chip Memory</td>
<td>L1 320KB (per core)</td>
<td>L1 32KB</td>
<td>SM 16/48KB (per MP)</td>
</tr>
<tr>
<td></td>
<td>L2 2.5MB (unified)</td>
<td>L2 34MB</td>
<td>L1 48/16KB (per MP)</td>
</tr>
<tr>
<td></td>
<td>L3 25MB (unified)</td>
<td>MCDRAM (L3) 16GB</td>
<td>L2 1536KB (unified)</td>
</tr>
<tr>
<td></td>
<td>L2 2.5MB (unified)</td>
<td>320GB DDR4</td>
<td>12GB GDDR5</td>
</tr>
<tr>
<td></td>
<td>L1 48/16KB (per MP)</td>
<td>115.2 GB/s</td>
<td>288 GB/s</td>
</tr>
<tr>
<td></td>
<td>L3 25MB (unified)</td>
<td>icc 16.0.3</td>
<td>nvcc 7.5</td>
</tr>
<tr>
<td></td>
<td>MCDRAM (L3) 16GB</td>
<td>MKL 11.3</td>
<td>CuBLAS 7.0</td>
</tr>
<tr>
<td></td>
<td>32GB DDR4</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64 GB/s</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>115.2 GB/s</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>icc 16.0.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>MKL 11.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

the corresponding calling sequences for both fixed and variable batch operations, can be found in [13].

Our first API clearly distinguishes between fixed and variable batches by creating separate functions for the different batch types. Since fixed batches require less parameters, the main benefit of this API is its simplicity, especially for the commonly used fixed batch operations. The major drawback is that a separate function is required for variable batch computation, meaning that the user is exposed to twice the number of functions.

The second API, which we call the “group-based API”, takes a different approach. This API is designed to facilitate the computation of multiple fixed batches from within one function call. Each fixed batch is called a “group” and we can operate on multiple groups simultaneously. Current versions of Intel MKL use this approach in their batched GEMM routines. The main problem with this interface is that it makes both fixed and variable batch operations more difficult; but it could be useful for the situation where multiple fixed batch operations are required. However, it is not yet clear how much this would differ from making multiple calls to the fixed batch routine from the previous API.

2.1 Experiments using the group-based API

In this subsection we perform a number of experiments in order to clarify what benefit might be gained from adopting the group-based API as opposed to making multiple calls to a routine designed for fixed batches. Here we assume that the matrices have already been sorted into groups. The experiments are based upon those shown by Sarah Knepper (Intel) at the recent workshop on BBLAS, held at the University of Tennessee. All the experiments in this subsection are performed on a NUMA architecture, the details of which can be found in the first column of Table 1.

The experiment in Figure 2 compares the difference in performance between running a batch DGEMM using one group of 10,000 matrices versus using 10,000 groups with one matrix in each, for a variety of matrix sizes. The Intel MKL function dgemm_batch is used to perform both of these operations. The idea of this experiment is to compare the best and worst possible scenarios for the group interface: when treating the computation as 10,000 groups with one matrix in each, the routine needs to perform more argument checks than when everything is collated in a single group.

We see that the performance increases with the matrix size and that, generally, running the computation using just one group is slightly faster due to the reduced number of parameter checks. In most cases the difference in performance between the two routines is not very dramatic: the mean difference between the performance of the two approaches is 7.7%. Remember that running 10,000 groups containing one matrix each is essentially the worst possible case for the group API so that, with a less dramatic difference between the two groupings, we would expect the performance difference to be negligible.

However, we note that the time to sort the matrices into groups was not included in this experiment. If the matrices are generated at random and need to be fully sorted, then creating the groups can take longer than the computation itself. Therefore, to take advantage of the this API, applications should be revisited to generate matrices that can naturally be assigned to the different groups.

3 Impact of the Data Layout

Whilst we have discussed some of the features of the different APIs, another major issue is the way that the matrices are stored in memory. As our experiments will show, the memory layout is a critical part of obtaining good performance for BBLAS routines on modern hardware.

There are three main approaches to the data layout that we have identified. These are pointer-to-pointer (P2P) layout, the “strided” data layout, and the “interleaved” layout.

The P2P data layout involves passing each BBLAS function arrays of pointers where each element of an array is a pointer to a memory location containing a matrix. The main benefit of this approach is its flexibility: it is very easy to add more matrices into the batch by simply appending their respective memory locations onto the array of pointers. However, the major drawback of this approach is that allocating memory for each matrix separately means the data will be scattered throughout the RAM. When performing the computation this means that the CPU will need to load memory from many different locations which is much slower than loading contiguous memory. This difference in memory access speed is much more apparent when we consider offloading computation to hardware accelerators. In this case, since the matrices are
spread throughout the RAM, they must be sent separately which incurs a (comparatively large) latency cost.

One solution to this problem is to use the strided memory layout. For storing the matrices \( A_i \) in a fixed batch DGEMM this involves creating one large array containing all the \( A_i \) in contiguous memory along with a \( \text{strideA} \) parameter which gives the number of memory locations between the matrices. For example, if \( \text{ptr} \) was a variable pointing to the first element of \( A_1 \) then \( \text{ptr} + \text{strideA} \) would be a pointer to the first element of \( A_2 \) and, in general, \( \text{ptr} + (i-1) \cdot \text{strideA} \) would point to the first element of \( A_i \).

The strided memory layout stores the matrices in contiguous memory and is therefore more efficient when allocating, loading into the CPU cache, and offloading to hardware accelerators as illustrated in Figure 3. However, we have lost the flexibility of the P2P approach. In order to add extra matrices to our batch we need to allocate an additional large block of contiguous memory locations and copy all the data across, which can be extremely expensive relative to the actual computation time.

![Figure 3](image)

(a) Evaluation of memory allocation cost on the Intel Xeon E5-2650 v3 (Haswell) and GPU (Kepler K40c) as well as the data transfer cost. (b) Cost of memory allocation on RAM versus the fast MCDRAM of the Intel KNL. In the legend MCDRAM allocations are denoted by HBW (high-bandwidth).

Figure 3: Evaluation of the impact of the P2P and strided memory layouts on memory allocation (and data transfer for accelerators) on three architectures: NVIDIA GPU, Intel Xeon and Intel KNL. In each case, we use a fixed batch of 10,000 small matrices ranging from \( 2 \times 2 \) to \( 32 \times 32 \).

An alternative memory layout that we also consider consists of “interleaving” the matrices in memory, so that the elements of each matrix are not in consecutive memory locations. In this case we create one large array and fill it as follows. Firstly, store the first element of each matrix in turn, followed by the second element of each matrix etc. To illustrate this, if we have a batch of three matrices

\[
D = \begin{bmatrix}
  d_{11} & d_{12} \\
  d_{21} & d_{22}
\end{bmatrix}, \quad E = \begin{bmatrix}
  e_{11} & e_{12} \\
  e_{21} & e_{22}
\end{bmatrix}, \quad F = \begin{bmatrix}
  f_{11} & f_{12} \\
  f_{21} & f_{22}
\end{bmatrix},
\]

and work in column major order, then the strided and interleaved memory layouts will store the elements as follows.

- **Strided:**
  
  \([d_{11}, d_{21}, d_{12}, d_{22}, e_{11}, e_{21}, e_{12}, e_{22}, f_{11}, f_{21}, f_{12}, f_{22}]\)

- **Interleaved:**
  
  \([d_{11}, e_{11}, f_{11}, d_{21}, e_{21}, f_{21}, d_{12}, e_{12}, f_{12}, d_{22}, e_{22}, f_{22}]\)
From this we can see that the interleaved memory layout is simply a permutation of the strided memory layout. The reason that interleaved format is interesting is that it may aid in utilizing vectorization for very small matrices, a key component in obtaining high-performance in modern multi(many)-core architectures. For example, if the matrices are of size $2 \times 2$ but the length of the vector units is 8 double precision numbers, as in the self-hosted Intel KNL, then the strided and P2P memory layouts will not fill the vector units. By comparison, the interleaved memory layout can work on 8 matrices simultaneously to fill the vector units in each clock cycle.

4 Interleaved data layout performance

As mentioned previously, the main motivation for considering the interleaved memory layout was to aid vectorization, and therefore performance, for small matrices. In this section we perform experiments to substantiate that claim, using a NUMA node with 20 CPU cores, a self-hosted Intel KNL with 68 CPU cores, and a Kepler K40c GPU.

Further detail on these architectures is given in Table 1.

We will use two versions of the interleaved data format in our comparisons, both parallelized for CPU cores using OpenMP. The first version, as explained at the beginning of this section, stores the first element of each matrix followed by the second element etc. One issue with this is that, for large batch sizes, the machine needs to make large jumps in memory to access the different elements of the matrices (leading to cache misses). For example, moving from the first to the second element of a matrix in the batch requires jumping $\text{batch\_count}$ memory locations, which can hinder the performance of the algorithm. We will refer to this “fully interleaved” approach as Intl.

To alleviate the impact of the jumps in memory we also use a “block interleaved” approach. In this memory layout we allocate one large chunk of memory and begin by interleaving the first $k$ matrices, where the block size $k$ is a tunable parameter. We then interleave the next $k$ matrices in the next block of consecutive memory and so on, until all matrices have been stored. If $\text{batch\_count}$ is not a multiple of $k$ then there will be a small amount of unused memory at the end of the final block. This is merely another permutation of the interleaved (and hence strided) memory layouts which attempts to balance the vectorization of the interleaved approach with the smaller memory jumps required in the strided memory layout. More detail on choosing the optimal block size is described separately for the Intel KNL and GPU architectures later in this section. This approach will be referred to as BlkIntl.

For each architecture we compare the two interleaved memory approaches to the P2P memory layouts. We compare the performance of each approach by computing a batch of 10,000 matrix-matrix multiplications. We will focus firstly on the NUMA node architecture. For the Intl approach we use OpenMP to loop over the different matrices in the batch meanwhile, for the BlkIntl approach, we use OpenMP to loop over the blocks, allocating one core to each block. The optimal block size $k$ will likely depend on the number of cores and the memory hierarchy so, for each invocation of the algorithm presented below, we will tune the block size to give the optimal performance.

On this architecture we compare the two interleaved memory formats to two implementations of the P2P memory layout. The first P2P memory layout is Intel MKL’s cblas_dgemm_batch function using the group-based API; whilst the second is a simple for

\footnote{The interleaved DGEMM code used to run these experiments can be found at \url{https://www.github.com/srelton/bblas_interleaved} and \url{https://github.com/pedrovalerolara/CUDA_BATCH_DGEMM_INTERLEAVED} for Xeon Phi and GPU implementations, respectively.}
loop over the batch of matrices (using OpenMP and single threaded \texttt{cblas\_dgemm}) which uses a single-core to compute each DGEMM operation. We will refer to these approaches as MKL and OMP, respectively.

![Graph](image1.png)

(a) Performance when matrices vary in size from $2 \times 2$ to $20 \times 20$.

Figure 4: Performance results for batched DGEMM using a batch of 10,000 square matrices on a NUMA node.

Figure 4a shows the results of this experiment. We see that the Intl approach is better than MKL and OMP for $2 \times 2$ and $3 \times 3$ matrices but quickly hits a limit of 2.5 GFlop/s. The large jumps in memory needed to access different elements of the matrices are the cause of this limit. Meanwhile the BlkIntl approach is superior to MKL and OMP for matrices until size $12 \times 12$.

Furthermore in Figure 4b we show the effect of the block size $k$ on BlkIntl for matrices of size $2 \times 2$, $4 \times 4$, and $8 \times 8$. Whilst the block size has little effect on performance for matrices of size $2 \times 2$, we can see that it can have a significant impact for larger matrix sizes and must be tuned carefully depending on the architecture and matrix size. In general, over all matrix sizes, we typically found that 72 and 168 were the optimal block sizes.

![Graph](image2.png)

(a) Self-hosted Intel KNL

![Graph](image3.png)

(b) Kepler K40c GPU

Figure 5: Performance results for batched DGEMM using a batch of 10,000 square matrices varying in size from $2 \times 2$ to $20 \times 20$.

The next architecture we consider is the Intel KNL using the high-bandwidth MCDRAM.
before, we use OpenMP to loop over the matrices in the Intl approach and to loop over each block in the BlkIntl approach. We found that 80 and 152 were often the optimal block sizes, which are fairly similar to those seen in the NUMA architecture. We compare against MKL and OMP as described in the previous architecture.

The performance that we obtain is given in Figure 5a. For $2 \times 2$ and $3 \times 3$ matrices both interleaved approaches are faster than the P2P routines, but after this the Intl approach hits a limit of 2.5 Gflop/s. As before, this is due to the large jumps in memory that are required to access different elements of the matrix. Meanwhile, BlkIntl quickly attains its peak performance of around 100 Glop/s and is significantly faster than both P2P approaches until matrices of size $16 \times 16$ are used; shortly after this point the P2P approaches become faster. This peak performance of 115 Glop/s for the BlkIntl approach could be improved by prefetching the required data more efficiently. Indeed, both the BlkIntl and MKL approaches are performing the same operations in a different order, so obtaining good performance is merely a race to fill the vector units of the cores as fast as possible.

The GPU experiments are depicted in Figure 5b. The initial CUDA Kernels of the Intl and BlkIntl do not make use of shared memory. We designed another block interleaved kernel (BlkIntlSM) taking advantage of the shared memory with a slight change in the memory hierarchy to use 48KB of shared memory and 16KB of L1 cache. This kernel outperforms cuBLAS for very small matrices up to $13 \times 13$. We believe that this approach has potential for GPU architectures and further tuning will enable better performance.

5 Conclusions

The main contribution of this paper is the experiments which show the performance gains the interleaved approach offers. We have summarised the current API and memory layout choices used for batched BLAS operations and performed a number of experiments to compare their efficiency. In particular, we found that the block interleaved memory format gives extremely promising performance for batches of small matrices over a range of architectures including a NUMA node, a Kepler K40c and the self-hosted Intel KNL. The peak performances we obtained were 24, 120, and 115 Gflop/s, respectively; and we have shown how our approach performs faster than vendor libraries when operating on batches of small matrices.

Although this work focused on GEMM the analysis, and particularly the interleaved memory approach, is also applicable to other BLAS kernels. In fact, most other level 3 BLAS operations, except for TRSM (triangular solve), can be viewed as specialized GEMM operations so we expect similar performance increases.

In the future it would be interesting to see the effect that interleaved memory layouts can have on the performance of batched TRSM operations. In particular, each column of the matrices requires one division; by using the interleaved memory layout we can perform large numbers of these divisions simultaneously to make more efficient use of the vector units in a CPU core. One could also extend batch operations to include LAPACK routines, for example batched LU and QR-based solvers are already available in CuBLAS. An extension of our block interleaved approach to batched LAPACK routines also has the potential for large performance increases.

Finally, these analyses and the comparisons between different APIs are vital in helping the community decide upon a standard interface for batched linear algebra operations which may have profound impact on the future of HPC, as the original BLAS standard certainly has.
Acknowledgements

The authors would like to thank The University of Tennessee for the use of their computational resources. This research was funded in part from the European Union’s Horizon 2020 research and innovation programme under the NLAFET grant agreement No. 671633.

References


